complexity. On the other hand, the trends of highly integrated and rapidly reconfigurable systems are such that traditional hardwired devices may not be suitable for future communication systems. Accordingly, in recent years, software-defined radio (SDR) has attracted much attention from researchers worldwide [1] , [2] because it features a high degree of flexibility and adaptation. Moreover, low power consumption is a major consideration for wireless communication devices. Thus, a low-power and computationally efficient digital signal processor (DSP) will be a crucial component in future communication systems.
Recently, several function-specific DSPs have been proposed for communication applications in order to improve the computational capability and to reduce the costs of development. For example, TMS320C54x [3] supports special instructions for the Viterbi decoding, which is popular in many wireless communication systems. TMS320C55x [6] contains two separate multiplication-and-accumulation (MAC) cores to accelerate multiply-and-accumulate instructions. Some DSPs [5] , [6] are designed to accelerate the multiply-and-accumulate (MAC) operation by properly reconfiguring their parallel multipliers. Moreover, a primary feature of communication signal processing is the in-phase/quadrature-phase (I/Q) complex-valued signal computation, such as phase rotation in carrier recovery, I/Q signal filtering, fast Fourier transform (FFT), and others [7] . These operations cannot be executed efficiently by traditional real-valued MAC datapath. Therefore, some DSPs are designed with a view to improving the efficiency of the complex-valued MAC operation. The MDSP-II processor [8] can perform a complex-valued MAC operation in two clock cycles through two 16 16 multipliers. The CDSP processor [9] is designed to compute a single-precision 8 8 complex MAC in one clock cycle.
Two important issues concerning the development of communication-specific digital signal processing arise. One concerns the real-/complex-valued signal processing and the other concerns the sub-word parallel processing. No architecture yet exists that can support, with 100% utilization, both double-/single-precision and real-/complex-valued MAC operations. An architecture with such features can dramatically increase the computational efficiency in communication signal processing. Furthermore, most sub-word parallel processors that accommodate both high-precision and low-precision signals suffer from the problem of data misalignment [10] , which may incur overhead in both hardware and software. This paper proposes a novel MAC architecture that solves these problems [11] . The proposed DSP architecture has a butterfly unit capable of performing various types of butterfly operations in the FFT procedure, which is essential in OFDM systems. Also, the unit can be reconfigured to perform squared-difference and add-compare-select (ACS) operations required in the Viterbi algorithm. A sub-word parallel complex-valued MAC architecture is proposed to execute complex-and real-valued MAC operation with different precision. The 100% utilization of the complex MAC architecture makes it possible to efficiently perform convolution operations such as equalizers, matched filters, and pulse-shaping filters. The remainder of this paper details the proposed DSP architecture and its implementation. Section II addresses the computational requirements in next-generation communication applications and present state-of-the-art DSP solutions. Section III demonstrates the architecture of the proposed DSP. Section IV introduces the detail of the complex MAC core. Section V presents the chip implementation and experimental results. Finally, a brief conclusion is given in Section VI.
II. KEY OPERATIONS IN COMMUNICATION DSP
OFDM and CDMA are the two wireless communication techniques adopted by various communication standards. In view of this fact, operations and associated complexity of the baseband signal processing in the receivers of two popular wireless communication standards were analyzed. The receivers are the OFDM-based IEEE 802.11a wireless LAN transceiver [12] and the CDMA-based WCDMA uplink receiver [13] . Table I lists computational requirements of some key processing tasks in both receivers. For the OFDM-based wireless LAN, in addition to the Viterbi decoder, the FFT operation, filtering, and subcarrier frequency-domain operations all demand a heavy computational load, mainly in the form of butterfly, MAC, ACS, and complex multiplication operations. For the CDMA-based WCDMA, channel estimator, carrier synchronizer, rake combiner, and beamformer make up an enormous amount of computational complexity, again in the form of MAC and complex multiplication operations. According to the above analysis, computation in the OFDM and CDMA receivers involves mainly butterfly operation (73% in OFDM), the MAC operation (20% in OFDM and 75% in CDMA), and the ACS operation in the Viterbi decoder. The above analysis clearly establishes that efficient execution of the ACS operation, the butterfly operation, and the complex-valued MAC operation is essential to DSPs for communication applications. In addition, issues such as signal precision and real-/complex-valued operations also strongly influence the efficiency of low-cost real-time software implementation of such baseband receivers. Several specialized hardware for accelerating the above operations in state-of-the-art DSPs are described next.
A. Configurable Complex-and Real-Valued MAC
The MAC operation is one of the most important features of a DSP, not only for communication applications but also for multimedia applications. The main difference between these two types of applications is that baseband processing in communication applications often involves complex-valued signals (I/Q components). Traditional DSPs with a real-valued MAC datapath cannot efficiently execute arithmetic operations on complex-valued signals. Accordingly, recent DSPs are designed with a view to improving the efficiency of the complex-valued MAC operation [5] , [6] , [8] , [9] . The complex-valued MAC operation consists of four real-valued multiplications and two accumulations, which can be formulated as (1) Dual MAC architectures, such as DSP16000 [6] and MDSP-II [8] , use two parallel 16 16 multipliers to compute the products and sum the real and imaginary parts, respectively, in two cycles, thereby completing one complex-valued MAC operation. The swap multiplexer in DSP16000 and MDSP-II is used to select a pair of inputs from four operands and generate four partial products in the complex-valued multiplication operation. The other dual 16 16 MAC architecture in LODE [5] operates by a similar strategy except that it employs a delay register to store the input operands for the next MAC operation. This approach also executes one complex-valued MAC in two cycles. The latest complex-valued MAC architecture in CDSP [9] can process one complex-valued MAC in a single instruction cycle, but only low-precision 8 8 complex MAC operation is supported. Four instruction cycles are required for the 16 16 complex-valued MAC operation. Straightforward extension of the previous architectures to a 16 16 complex-valued MAC architecture using four parallel real MAC units is possible but unpopular, primarily because of its lack of hardware efficiency. Although the four-parallel-MAC architecture can perform one complex-valued MAC operation in one cycle, three MAC units sit idle in a real-valued MAC operation. An efficient four-parallel MAC architecture that can fully utilize all four MAC units is proposed in the DSP chip.
B. Computation With Signals of Various Precisions
The variety of modulation methods and receiving techniques in communication applications dictate that single-and double-precision arithmetic operations be executed flexibly and efficiently by a DSP programmed as a software receiver. For example, most processing in high-order quadrature amplitude modulation (QAM) and OFDM communication systems requires high-precision computation. However, low-precision computation is sufficient for some major processing tasks in communication receivers, such as matched filtering and pseudorandom (PN) code spreading/despreading in direct-sequence spread spectrum (DSSS) CDMA systems. Yet others, such as channel estimation and equalization, have different precision requirements under different conditions. In response to this fact, data-level parallelism, also called sub-word parallelism (SWP), has been adopted in several recent DSP designs. Fig. 1(a) shows the sub-word parallel MAC used in the TigerSHARC DSP [10] . When the -bit MAC module is switched to do -bit MAC operation, it is divided into four -bit sub-word MAC modules and four parallel MAC operations are issued per cycle on sub-words of bits. Each of the four products is accumulated in one of the four dedicated accumulation registers.
Despite its hardware utilization efficiency, the SWP processing suffers from the data misalignment problem, as shown in Fig. 1(b) . For the finite-impulse response (FIR) operation using the low-precision format, the filter outputs at time will encounter memory misalignment, that is, the data needed are not aligned with the -bit memory words. The TigerSHARC DSP employs a dedicated hardware, called the data-alignment buffer, and extra instructions to address the appropriate low-precision sub-word in due time. In another general-purpose SWP-type MMX processor [14] , data rearrangement and data reformatting instructions are provided to re-align the misaligned low-precision data. Both designs incur overhead in hardware as well as in software.
Although many recent communication signal processors recognize the importance of a complex-valued MAC unit with sub-word parallel structure, most of them provide either a complex-valued MAC without SWP or a sub-word parallel MAC that can process only real-valued data. In the proposed DSP, an MAC architecture that combines both features is designed, and simultaneously the problem of data misalignment is addressed. The processor has one bank of program memory and two independent banks of data memory that can be separately addressed. The address generation unit (AGU) can generate, in one cycle, two data addresses that are used to access two operands via dual data and dual address buses. This architecture can provide efficient memory access in complex-valued operations, which occur relatively often in wireless communication baseband processing. The AGU has 13 index address registers, including eight normal registers and five specific registers for special addressing modes, such as modular addressing, circular addressing, and bit-reversed addressing (needed in FFT). It also supports post-increment/post-decrement by one/two/constant. The program control unit supports zero-overhead looping and processes call subroutines, interrupt subroutines, and conditional branches. The program control unit consists of a program counter (PC), an instruction register, stack registers, some flag registers, and an interrupt controller that can accommodate two external interrupt signals. In addition, two 1K 16 ROM modules store sinusoidal wave samples that are needed in signal processing tasks such as FFT and numerically controlled oscillator. The main datapath units include an arithmetic logic unit (ALU), a barrel shifter, and a butterfly/complex-valued MAC (BCMAC) module. The function of the BCMAC module will be described in the following.
A. Butterfly Processor
The butterfly processor, shown in Fig. 3 , is designed with a view to supporting one-cycle execution of decimation-in-frequency FFT operations. The proposed processor has five special instructions for execution of six basic butterfly operations in FFT algorithms, such as Cooley-Tukey radix-2/4 [15] , recursive-radix [16] , radix- [17] , split-radix [18] , and others. All basic FFT operations except the decimation-in-time butterfly operation can be executed in one clock cycle. The twiddle factors are supplied from the built-in cos/sin ROM, which stores 1024 sinusoidal wave samples (1/8 of a period) and can support FFT computation with up to 8192 points. 
1) Add-Compare-Select Operation for the Viterbi Algorithm:
Convolutional coding is the most popular error correcting coding scheme in wireless communications. The Viterbi algorithm on the code trellis diagram is widely adopted to decode convolutional-coded data. In this algorithm, the most computation-intensive operation is the ACS operation. The ACS operation can be executed in one cycle using the complex adder/subtractor in the BCMAC module. Moreover, a 32-bit queue is included to store the comparison results of the ACS operation, which are needed during the backward path tracing in the decoding process [7] .
2) Sum of Squared Difference Operation: The Euclidean distance between two complex values and the sum of squared difference operation are significant in computing the minimum mean square error (MMSE) or maximum likelihood (ML), often found in channel estimation and channel equalization algorithms for communication systems. When computing the Euclidean distance between two complex-valued numbers, the two squared differences are summed. When computing the squared difference between two complex-valued vectors, the two squared differences should be accumulated. In this regard, the BCMAC module can be configured, as shown in Fig. 4 , to perform both subtract-square-add and subtract-square-accumulate operations.
3) Other Real/Complex-Valued Operations: The proposed BCMAC module can also execute other basic arithmetic operations, such as real-/complex-valued addition/subtraction/ multiplication. Moreover, the complex-valued constants stored in the two internal ROMs can work as one operand to the complex multiplier in cases such as the phase rotator in a carrier recovery loop.
B. Complex-Valued MAC Architecture
A MAC circuit should preferably be able to accommodate real-/complex-valued as well as single-/double-precision signal format due to a large variety of signal formats in communication systems. This subsection introduces the detail of the architecture of a sub-word parallel complex-valued MAC for this purpose. The four real double-precision (16 16) multipliers in the BCMAC module can be properly configured to execute in one cycle: 1) one double-precision (16 16) Fig. 5(a) . (ACC-AUX is not used in this case.) Fig. 5(b) shows an example of the execution of a 3-tap complex FIR filter to compute two output samples in six cycles. In this case, the multiplexer in the MAC is switched to accumulate both P2 and P3 products in ACCI. Accordingly, the two 40-bit accumulators for the real part (ACCR) and the imaginary part (ACCI) together hold the accumulated complexvalued products. Note that a double-precision complex-valued MAC operation is executed in one cycle. In a typical order-FIR filter, pairs of 16-bit inputs and 16-bit coefficients are multiplied and accumulated as output . In the complex MAC module, at each cycle two consecutive coefficients are loaded into the register in Fig. 5(a) , one in the real part and the other in the imaginary part to achieve maximum hardware utilization. Similarly, two consecutive input samples are loaded into the register. The four multipliers and three accumulators then execute their operations. Fig. 5(b) shows an example of a 6-tap FIR filter with coefficients . Note that in three cycles all six data samples and coefficients are loaded and product terms in three consecutive outputs, (ellipsoid), (rectangle), (rhombus), are computed. Therefore, in three cycles, can be computed in ACCR. Because now the multiplexer in Fig. 5(a) is switched to zero, half of the terms in and will be accumulated. At the end of each FIR iteration, is in ACCR and is in ACC-AUX. Before the next iteration, the content in ACCI, a partially accumulated sum of the next output , must be moved to ACC-AUX. Accordingly, these four 16 16 multipliers compute all the time and 4 speed-up can be achieved.
2) Double-Precision
3) Single-Precision Complex-Valued MAC Operation: Each 16 16 multiplier in the 16 16 complex-valued MAC can be configured as four 8 8 multipliers that can compute sub-word products. With two additional accumulators, the four single-precision multipliers can work as one independent single-precision (8 8) complex-valued MAC. In the operation of an ordersingle-precision complex-valued FIR filter, the processing schedule is the same as that of the 16 16 real-valued MAC except that and are now combinations of 8-bit real parts ( and ) and 8-bit imaginary parts ( and ). Therefore, four 8 8 complex-valued MACs can be configured as shown in Fig. 6(a) . Referring to Fig. 6(b) , one sees that at the end of each iteration (one cycle in this example), complex accumulators and are summed as output and complex accumulator contains output . Before the next iteration, the content of is moved to for the next output . Consequently, four 8 8 complex-valued MAC operations can be executed in one cycle. Moreover, the processing schedule in Fig. 6(b) shows that all access to and are word-aligned (even indices). Thus, the data misalignment problem encountered in most SWP-based DSPs is avoided and no index realignment is necessary.
4) Single-Precision Real-Valued MAC Operation:
To compute single-precision real-valued MAC, the MAC module is configured as Fig. 7(a) . To understand how this works, we take a 4-tap FIR filter as an example. The processing of this filtering is shown in Fig. 7(b) . Note that and are 8-bit values, and four consecutive coefficients and four consecutive samples can be loaded into and registers, respectively at each cycle. During the execution of the current instruction , all four terms in (rectangle) are computed. Additionally, several terms that contribute to (rhombus), (ellipsoid), and (trapezoid) are also computed. The remaining terms in , and were already computed in the previous instruction . Thus, four output samples , and can be computed in one cycle (one iteration). Before the next iteration, three partially accumulated sums are moved to the corresponding accumulators (bold arrows). Therefore, this MAC configuration can effectively execute 16 single-precision (8 8) real-valued MAC operations in one cycle. Most important of all, the data and are always aligned with index , and hence there is no data misalignment problem.
IV. CIRCUIT DESIGN
As described in Section III, the butterfly processor can perform several 16-bit operations, including butterfly operations, the ACS operation, the sum of squared difference operation, and real/complex-valued operations. Furthermore, the structure of the accumulators in the complex MAC circuit must be carefully designed so that the four different MAC operations with real/complex-valued double-/single-precision operands can be executed with 100% hardware utilization and free of the data misalignment problem. Fig. 8 shows the block diagram of the complex MAC circuit. Each of the four sub-word parallel multipliers can be used as either a 16 16 multiplier or as a set of four 8 8 multipliers. In the single-precision mode, four sets of 16-bit products , and from the th sub-word parallel multiplier are fed to ten 24-bit accumulators to implement two different types of single-precision MAC operations (realvalued operands or complex-valued operands). In the doubleprecision mode, four 32-bit products, , and , are fed to three 40-bit accumulators for two types of double-precision MAC operations. We will introduce the sub-word parallel multiplier circuit before detailing the complex MAC circuit.
A. Complex MAC Circuit

B. Sub-Word Parallel Multiplier Circuit
The sub-word parallel multiplier is based on the typical multiplication chart illustrated in Fig. 9(a) . The 16-bit data can be divided into an 8-bit MSB part, AH, and an 8-bit LSB part, AL; likewise for . The four 16-bit partial products ( , and ) can be aligned and summed to form the 32-bit product . These four partial products can also be useful in single-precision MAC operations.
The signs of the double-precision and single-precision signals must be carefully treated in the sub-word parallel multiplier. As shown in Fig. 9(b) , the control signal bw control determines in what precision the multiplier operates. In practice, one 8 8, two 9 8, and one 9 9 Baugh-Wooley multipliers are used to compute the four single-precision products when bw control is 0. In the double-precision mode (when bw control is 1), the four product terms are properly shifted, sign-extended to 32-bit operands, and summed by a four-input adder to generate a 32-bit product.
1) Double-Precision MAC Circuit:
The double-precision MAC architecture in Fig. 5(a) can execute one complex double-precision MAC operation or four real double-precision MAC operations in one cycle. An example of a -tap FIR using the double-precision complex-valued MAC instruction is demonstrated in the following, in which cycles are needed.
• Double-precision complex-valued MAC routine: p addr p addr p addr
For the real double-precision MAC operation, the value of the ACCI register must be loaded to the ACC-AUX register, after each convolution iteration, using an extra instruction. In this case, the MAC circuit needs clock cycles to perform one iteration in a -tap FIR convolution. Since two output samples are computed, an effective speed-up factor of four is achieved.
In addition, the complex double-precision multiplication (CMUL), the real double-precision multiplication (MUL), and the double-precision sum of squared difference (SQDSTA) instructions are also computed by this circuit. Fig. 10(a) lists the respective operands that need be summed for the three accumulators during the execution of the above six instructions. The 40-bit ACCR and ACCI accumulators both have to sum at most three operands while the 40-bit ACCR-AUX accumulator has to sum at most two inputs. The shadowed rectangles in Fig. 10(a) indicate that one 2-to-1 multiplexer is needed since each of these rows has two possible operands. It should be noted that the WRLD instruction moves the value in the ACCI register directly to the ACC-AUX register instead of the input of the adder before ACC-AUX. Thus, the multiplexer is placed before the input of ACC-AUX. Fig. 10(b) depicts the final double-precision MAC circuit.
2) Single-Precision MAC Circuit: The single-precision MAC circuit must accommodate the complex single-precision listed below. Note that two output samples are computed on average, thus a speed-up factor of four can be achieved.
• Single-precision complex-valued MAC instruction: p addr p addr p addr
In the real single-precision MAC mode, three new instructions, BRMAC, BRSUM, and BRLD, are similarly defined. One Following similar analysis in the double-precision case, operands to be summed by the ten real accumulators in the single-precision MAC circuit during different instructions are listed in Fig. 11(a) . Note that in addition to the four complex accumulators ( , , , and ), there are two extra real accumulators:
and . Each shadowed rectangle or ellipsoid represents one multiplexer. The overall single-precision MAC circuit is depicted in Fig. 11(b) . Finally, a list of CMAC-related instructions is given in Table II .
V. EXPERIMENTAL RESULTS
The proposed DSP was fabricated using a 0.35-m n-well one-poly four-metal CMOS technology. The chip occupies 4200 6000 m silicon with 3200 5000 m active area. Fig. 12 shows the microphotograph of the chip. The functionality of the DSP chip was verified and its performance measured using a test station. We developed a simple software to compile the instructions into machine code. The looping MAC instructions are executed to measure the maximum clock speed and power dissipation of the DSP chip. Fig. 13(a) shows the maximum clock speeds at various supply voltages. The chip can operate up to 68, 40, and 22 MHz at 3.3, 2.2, and 1.5 V, respectively. Fig. 13(b) plots the power dissipation at different supply voltages. The chip consumes 644, 165, and 14 mW at 3.3, 2.2, and 1.5 V, respectively. The DSP chip operates in two modes, high-speed mode and low-power mode. In the high-speed mode, the DSP chip can operate at its maximum frequency of 68 MHz at 3.3 V, achieving 1.1 G MAC operations per second and 68 M butterfly operations per second. In the low-power mode, the DSP chip dissipates 14 mW power running at 22 MHz from a 1.5-V power supply. The 100% hardware utilization in all four MAC configurations makes the chip capable of executing 25 M MAC operations per second per milliwatt.
The performance of the proposed chip is listed and compared with several recently published DSPs in Table III . The parenthesized entries represent the number of cycles required to compute the operations for which the chip in question was not specifically designed. As is clear from the table, the proposed DSP outperforms all other DSPs in almost all categories due to its special datapath architecture and flexible configuration. In the high-speed mode, the proposed DSP chip has a computational capability of 1.1 G MAC operations per second, outperforming all other DSP chips except the DSP chips in [21] [22] [23] .
However, these DSPs have MIMD or VLIW architecture with four-way or eight-way parallelism. If we compare the performance based on only one processing core, the proposed DSP chip has the best performance. On the other hand, these chips dissipate more power than the proposed chip. In terms of power efficiency (MAC operations per second per milliwatt), the proposed chip, in its low-power mode, is better than most other DSP chips. Furthermore, if the proposed DSP architecture were implemented in a more advanced technology as the three DSPs, much better performance can be attained. Therefore, we believe that the chip is suitable for use in portable devices with a high computing capacity, as is the case for the next-generation wireless communication.
VI. CONCLUSION
This work presents a programmable sub-word parallel digital signal processor specially designed for communication and multimedia devices. The processor supports basic butterfly operations, single/double-precision and real/complex-valued MAC, sum of squared difference computation, and ACS operations. These operations can compute FFT, Viterbi decoding, and other functions more efficiently and do so with 100% hardware utilization in filter and convolution processing. The chip is fabricated in a 0.35-m n-well one-ploy four-metal CMOS technology. The DSP chip can achieve 1.1 G MAC/second at 3.3 V in the high-speed mode and 25 M MAC/s/mW at 1.5 V in the low-power mode. Therefore, this processor can significantly improve the computing performance of communication signal processing and thus lay a solid foundation for future wireless communication systems. 
Ming-Luen Liou
